Cookies on this website

We use cookies to ensure that we give you the best experience on our website. If you click 'Accept all cookies' we'll assume that you are happy to receive all cookies and you won't see this message again. If you click 'Reject all non-essential cookies' only necessary cookies providing core functionality such as security, network management, and accessibility will be enabled. Click 'Find out more' for information on how to change your cookie settings.

The significance of parasitic impedances of the connecting structures in power electronic converters (PCB interconnects) increases with frequency and switching speed and influences transients and radiated EMI. Design aspects such as physical layout and interconnect routing requires accurate extraction of parasitic parameters. This paper presents a computational procedure for partly achieving this for typical power converter systems. © 2005 IEEE.

Original publication

DOI

10.1109/EMCECO.2005.1513051

Type

Conference paper

Publication Date

01/12/2005

Volume

2005

Pages

22 - 25