Cookies on this website

We use cookies to ensure that we give you the best experience on our website. If you click 'Accept all cookies' we'll assume that you are happy to receive all cookies and you won't see this message again. If you click 'Reject all non-essential cookies' only necessary cookies providing core functionality such as security, network management, and accessibility will be enabled. Click 'Find out more' for information on how to change your cookie settings.

Implantable electronics systems comprise small and low-power devices, and designing low-power, low-phase noise and area-efficient voltage-controlled oscillators (VCOs) are critical for biomedical applications. A new methodology to design them is described in this study. Ring oscillators were examined because they do not require external inductors and capacitors, and are area-efficient, when compared with LC oscillators. A model of CMOS ring oscillators was used to derive a phase noise model. Phase noise versus power consumption of five-stage ring oscillators was formulated and calculated for different aspect ratios of transistors in the VCO for the evaluation of its effect on phase noise and power consumption and determination of its optimum point. The calculations derived were compared with post layout simulated results for evaluation of this model. The calculated phase noise and power consumption were found to have an error of less than 2 percent, implying that this model is sufficiently accurate and allow optimizing this class of VCOs. © 2013 IEEE.

Original publication

DOI

10.1109/CIMSim.2013.72

Type

Conference paper

Publication Date

01/01/2013

Pages

405 - 410